blob: 5fce713001fdd2a1a3d18dd152bb36cdf027ded1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
#ifndef _DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_
#define _DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_
/* PLL */
#define TMPV770X_PLL_PIPLL0 0
#define TMPV770X_PLL_PIPLL1 1
#define TMPV770X_PLL_PIDNNPLL 2
#define TMPV770X_PLL_PIETHERPLL 3
#define TMPV770X_PLL_PIDDRCPLL 4
#define TMPV770X_PLL_PIVOIFPLL 5
#define TMPV770X_PLL_PIIMGERPLL 6
#define TMPV770X_NR_PLL 7
/* Clocks */
#define TMPV770X_CLK_PIPLL1_DIV1 0
#define TMPV770X_CLK_PIPLL1_DIV2 1
#define TMPV770X_CLK_PIPLL1_DIV4 2
#define TMPV770X_CLK_PIDNNPLL_DIV1 3
#define TMPV770X_CLK_DDRC_PHY_PLL0 4
#define TMPV770X_CLK_DDRC_PHY_PLL1 5
#define TMPV770X_CLK_D_PHYPLL 6
#define TMPV770X_CLK_PHY_PCIEPLL 7
#define TMPV770X_CLK_CA53CL0 8
#define TMPV770X_CLK_CA53CL1 9
#define TMPV770X_CLK_PISDMAC 10
#define TMPV770X_CLK_PIPDMAC0 11
#define TMPV770X_CLK_PIPDMAC1 12
#define TMPV770X_CLK_PIWRAM 13
#define TMPV770X_CLK_DDRC0 14
#define TMPV770X_CLK_DDRC0_SCLK 15
#define TMPV770X_CLK_DDRC0_NCLK 16
#define TMPV770X_CLK_DDRC0_MCLK 17
#define TMPV770X_CLK_DDRC0_APBCLK 18
#define TMPV770X_CLK_DDRC1 19
#define TMPV770X_CLK_DDRC1_SCLK 20
#define TMPV770X_CLK_DDRC1_NCLK 21
#define TMPV770X_CLK_DDRC1_MCLK 22
#define TMPV770X_CLK_DDRC1_APBCLK 23
#define TMPV770X_CLK_HOX 24
#define TMPV770X_CLK_PCIE_MSTR 25
#define TMPV770X_CLK_PCIE_AUX 26
#define TMPV770X_CLK_PIINTC 27
#define TMPV770X_CLK_PIETHER_BUS 28
#define TMPV770X_CLK_PISPI0 29
#define TMPV770X_CLK_PISPI1 30
#define TMPV770X_CLK_PISPI2 31
#define TMPV770X_CLK_PISPI3 32
#define TMPV770X_CLK_PISPI4 33
#define TMPV770X_CLK_PISPI5 34
#define TMPV770X_CLK_PISPI6 35
#define TMPV770X_CLK_PIUART0 36
#define TMPV770X_CLK_PIUART1 37
#define TMPV770X_CLK_PIUART2 38
#define TMPV770X_CLK_PIUART3 39
#define TMPV770X_CLK_PII2C0 40
#define TMPV770X_CLK_PII2C1 41
#define TMPV770X_CLK_PII2C2 42
#define TMPV770X_CLK_PII2C3 43
#define TMPV770X_CLK_PII2C4 44
#define TMPV770X_CLK_PII2C5 45
#define TMPV770X_CLK_PII2C6 46
#define TMPV770X_CLK_PII2C7 47
#define TMPV770X_CLK_PII2C8 48
#define TMPV770X_CLK_PIGPIO 49
#define TMPV770X_CLK_PIPGM 50
#define TMPV770X_CLK_PIPCMIF 51
#define TMPV770X_CLK_PIPCMIF_AUDIO_O 52
#define TMPV770X_CLK_PIPCMIF_AUDIO_I 53
#define TMPV770X_CLK_PICMPT0 54
#define TMPV770X_CLK_PICMPT1 55
#define TMPV770X_CLK_PITSC 56
#define TMPV770X_CLK_PIUWDT 57
#define TMPV770X_CLK_PISWDT 58
#define TMPV770X_CLK_WDTCLK 59
#define TMPV770X_CLK_PISUBUS_150M 60
#define TMPV770X_CLK_PISUBUS_300M 61
#define TMPV770X_CLK_PIPMU 62
#define TMPV770X_CLK_PIGPMU 63
#define TMPV770X_CLK_PITMU 64
#define TMPV770X_CLK_WRCK 65
#define TMPV770X_CLK_PIEMM 66
#define TMPV770X_CLK_PIMISC 67
#define TMPV770X_CLK_PIGCOMM 68
#define TMPV770X_CLK_PIDCOMM 69
#define TMPV770X_CLK_PICKMON 70
#define TMPV770X_CLK_PIMBUS 71
#define TMPV770X_CLK_SBUSCLK 72
#define TMPV770X_CLK_DDR0_APBCLKCLK 73
#define TMPV770X_CLK_DDR1_APBCLKCLK 74
#define TMPV770X_CLK_DSP0_PBCLK 75
#define TMPV770X_CLK_DSP1_PBCLK 76
#define TMPV770X_CLK_DSP2_PBCLK 77
#define TMPV770X_CLK_DSP3_PBCLK 78
#define TMPV770X_CLK_DSVIIF0_APBCLK 79
#define TMPV770X_CLK_VIIF0_APBCLK 80
#define TMPV770X_CLK_VIIF0_CFGCLK 81
#define TMPV770X_CLK_VIIF1_APBCLK 82
#define TMPV770X_CLK_VIIF1_CFGCLK 83
#define TMPV770X_CLK_VIIF2_APBCLK 84
#define TMPV770X_CLK_VIIF2_CFGCLK 85
#define TMPV770X_CLK_VIIF3_APBCLK 86
#define TMPV770X_CLK_VIIF3_CFGCLK 87
#define TMPV770X_CLK_VIIF4_APBCLK 88
#define TMPV770X_CLK_VIIF4_CFGCLK 89
#define TMPV770X_CLK_VIIF5_APBCLK 90
#define TMPV770X_CLK_VIIF5_CFGCLK 91
#define TMPV770X_CLK_VOIF_SBUSCLK 92
#define TMPV770X_CLK_VOIF_PROCCLK 93
#define TMPV770X_CLK_VOIF_DPHYCFGCLK 94
#define TMPV770X_CLK_DNN0 95
#define TMPV770X_CLK_STMAT 96
#define TMPV770X_CLK_HWA0 97
#define TMPV770X_CLK_AFFINE0 98
#define TMPV770X_CLK_HAMAT 99
#define TMPV770X_CLK_SMLDB 100
#define TMPV770X_CLK_HWA0_ASYNC 101
#define TMPV770X_CLK_HWA2 102
#define TMPV770X_CLK_FLMAT 103
#define TMPV770X_CLK_PYRAMID 104
#define TMPV770X_CLK_HWA2_ASYNC 105
#define TMPV770X_CLK_DSP0 106
#define TMPV770X_CLK_VIIFBS0 107
#define TMPV770X_CLK_VIIFBS0_L2ISP 108
#define TMPV770X_CLK_VIIFBS0_L1ISP 109
#define TMPV770X_CLK_VIIFBS0_PROC 110
#define TMPV770X_CLK_VIIFBS1 111
#define TMPV770X_CLK_VIIFBS2 112
#define TMPV770X_CLK_VIIFOP_MBUS 113
#define TMPV770X_CLK_VIIFOP0_PROC 114
#define TMPV770X_CLK_PIETHER_2P5M 115
#define TMPV770X_CLK_PIETHER_25M 116
#define TMPV770X_CLK_PIETHER_50M 117
#define TMPV770X_CLK_PIETHER_125M 118
#define TMPV770X_CLK_VOIF0_DPHYCFG 119
#define TMPV770X_CLK_VOIF0_PROC 120
#define TMPV770X_CLK_VOIF0_SBUS 121
#define TMPV770X_CLK_VOIF0_DSIREF 122
#define TMPV770X_CLK_VOIF0_PIXEL 123
#define TMPV770X_CLK_PIREFCLK 124
#define TMPV770X_CLK_SBUS 125
#define TMPV770X_CLK_BUSLCK 126
#define TMPV770X_NR_CLK 127
/* Reset */
#define TMPV770X_RESET_PIETHER_2P5M 0
#define TMPV770X_RESET_PIETHER_25M 1
#define TMPV770X_RESET_PIETHER_50M 2
#define TMPV770X_RESET_PIETHER_125M 3
#define TMPV770X_RESET_HOX 4
#define TMPV770X_RESET_PCIE_MSTR 5
#define TMPV770X_RESET_PCIE_AUX 6
#define TMPV770X_RESET_PIINTC 7
#define TMPV770X_RESET_PIETHER_BUS 8
#define TMPV770X_RESET_PISPI0 9
#define TMPV770X_RESET_PISPI1 10
#define TMPV770X_RESET_PISPI2 11
#define TMPV770X_RESET_PISPI3 12
#define TMPV770X_RESET_PISPI4 13
#define TMPV770X_RESET_PISPI5 14
#define TMPV770X_RESET_PISPI6 15
#define TMPV770X_RESET_PIUART0 16
#define TMPV770X_RESET_PIUART1 17
#define TMPV770X_RESET_PIUART2 18
#define TMPV770X_RESET_PIUART3 19
#define TMPV770X_RESET_PII2C0 20
#define TMPV770X_RESET_PII2C1 21
#define TMPV770X_RESET_PII2C2 22
#define TMPV770X_RESET_PII2C3 23
#define TMPV770X_RESET_PII2C4 24
#define TMPV770X_RESET_PII2C5 25
#define TMPV770X_RESET_PII2C6 26
#define TMPV770X_RESET_PII2C7 27
#define TMPV770X_RESET_PII2C8 28
#define TMPV770X_RESET_PIPCMIF 29
#define TMPV770X_RESET_PICKMON 30
#define TMPV770X_RESET_SBUSCLK 31
#define TMPV770X_NR_RESET 32
#endif /*_DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_ */
|
