1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
|
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2021 pureLiFi
*/
#ifndef PLFXLC_MAC_H
#define PLFXLC_MAC_H
#include <linux/kernel.h>
#include <net/mac80211.h>
#include "chip.h"
#define PURELIFI_CCK 0x00
#define PURELIFI_OFDM 0x10
#define PURELIFI_CCK_PREA_SHORT 0x20
#define PURELIFI_OFDM_PLCP_RATE_6M 0xb
#define PURELIFI_OFDM_PLCP_RATE_9M 0xf
#define PURELIFI_OFDM_PLCP_RATE_12M 0xa
#define PURELIFI_OFDM_PLCP_RATE_18M 0xe
#define PURELIFI_OFDM_PLCP_RATE_24M 0x9
#define PURELIFI_OFDM_PLCP_RATE_36M 0xd
#define PURELIFI_OFDM_PLCP_RATE_48M 0x8
#define PURELIFI_OFDM_PLCP_RATE_54M 0xc
#define PURELIFI_CCK_RATE_1M (PURELIFI_CCK | 0x00)
#define PURELIFI_CCK_RATE_2M (PURELIFI_CCK | 0x01)
#define PURELIFI_CCK_RATE_5_5M (PURELIFI_CCK | 0x02)
#define PURELIFI_CCK_RATE_11M (PURELIFI_CCK | 0x03)
#define PURELIFI_OFDM_RATE_6M (PURELIFI_OFDM | PURELIFI_OFDM_PLCP_RATE_6M)
#define PURELIFI_OFDM_RATE_9M (PURELIFI_OFDM | PURELIFI_OFDM_PLCP_RATE_9M)
#define PURELIFI_OFDM_RATE_12M (PURELIFI_OFDM | PURELIFI_OFDM_PLCP_RATE_12M)
#define PURELIFI_OFDM_RATE_18M (PURELIFI_OFDM | PURELIFI_OFDM_PLCP_RATE_18M)
#define PURELIFI_OFDM_RATE_24M (PURELIFI_OFDM | PURELIFI_OFDM_PLCP_RATE_24M)
#define PURELIFI_OFDM_RATE_36M (PURELIFI_OFDM | PURELIFI_OFDM_PLCP_RATE_36M)
#define PURELIFI_OFDM_RATE_48M (PURELIFI_OFDM | PURELIFI_OFDM_PLCP_RATE_48M)
#define PURELIFI_OFDM_RATE_54M (PURELIFI_OFDM | PURELIFI_OFDM_PLCP_RATE_54M)
#define PURELIFI_RX_ERROR 0x80
#define PURELIFI_RX_CRC32_ERROR 0x10
#define PLF_REGDOMAIN_FCC 0x10
#define PLF_REGDOMAIN_IC 0x20
#define PLF_REGDOMAIN_ETSI 0x30
#define PLF_REGDOMAIN_SPAIN 0x31
#define PLF_REGDOMAIN_FRANCE 0x32
#define PLF_REGDOMAIN_JAPAN_2 0x40
#define PLF_REGDOMAIN_JAPAN 0x41
#define PLF_REGDOMAIN_JAPAN_3 0x49
#define PLF_RX_ERROR 0x80
#define PLF_RX_CRC32_ERROR 0x10
enum {
MODULATION_RATE_BPSK_1_2 = 0,
MODULATION_RATE_BPSK_3_4,
MODULATION_RATE_QPSK_1_2,
MODULATION_RATE_QPSK_3_4,
MODULATION_RATE_QAM16_1_2,
MODULATION_RATE_QAM16_3_4,
MODULATION_RATE_QAM64_1_2,
MODULATION_RATE_QAM64_3_4,
MODULATION_RATE_AUTO,
MODULATION_RATE_NUM
};
#define plfxlc_mac_dev(mac) plfxlc_chip_dev(&(mac)->chip)
#define PURELIFI_MAC_STATS_BUFFER_SIZE 16
#define PURELIFI_MAC_MAX_ACK_WAITERS 50
struct plfxlc_ctrlset {
/* id should be plf_usb_req_enum */
__be32 id;
__be32 len;
u8 modulation;
u8 control;
u8 service;
u8 pad;
__le16 packet_length;
__le16 current_length;
__le16 next_frame_length;
__le16 tx_length;
__be32 payload_len_nw;
} __packed;
/* overlay */
struct plfxlc_header {
struct plfxlc_ctrlset plf_ctrl;
u32 frametype;
u8 *dmac;
} __packed;
struct tx_status {
u8 type;
u8 id;
u8 rate;
u8 pad;
u8 mac[ETH_ALEN];
u8 retry;
u8 failure;
} __packed;
struct beacon {
struct delayed_work watchdog_work;
struct sk_buff *cur_beacon;
unsigned long last_update;
u16 interval;
u8 period;
};
enum plfxlc_device_flags {
PURELIFI_DEVICE_RUNNING,
};
struct plfxlc_mac {
struct ieee80211_hw *hw;
struct ieee80211_vif *vif;
struct beacon beacon;
struct work_struct set_rts_cts_work;
struct work_struct process_intr;
struct plfxlc_mc_hash multicast_hash;
struct sk_buff_head ack_wait_queue;
struct ieee80211_channel channels[14];
struct ieee80211_rate rates[12];
struct ieee80211_supported_band band;
struct plfxlc_chip chip;
spinlock_t lock; /* lock for mac data */
u8 intr_buffer[USB_MAX_EP_INT_BUFFER];
char serial_number[PURELIFI_SERIAL_LEN];
unsigned char hw_address[ETH_ALEN];
u8 default_regdomain;
unsigned long flags;
bool pass_failed_fcs;
bool pass_ctrl;
bool ack_pending;
int ack_signal;
int associated;
u8 regdomain;
u8 channel;
int type;
u64 crc_errors;
u64 rssi;
};
static inline struct plfxlc_mac *
plfxlc_hw_mac(struct ieee80211_hw *hw)
{
return hw->priv;
}
static inline struct plfxlc_mac *
plfxlc_chip_to_mac(struct plfxlc_chip *chip)
{
return container_of(chip, struct plfxlc_mac, chip);
}
static inline struct plfxlc_mac *
plfxlc_usb_to_mac(struct plfxlc_usb *usb)
{
return plfxlc_chip_to_mac(plfxlc_usb_to_chip(usb));
}
static inline u8 *plfxlc_mac_get_perm_addr(struct plfxlc_mac *mac)
{
return mac->hw->wiphy->perm_addr;
}
struct ieee80211_hw *plfxlc_mac_alloc_hw(struct usb_interface *intf);
void plfxlc_mac_release(struct plfxlc_mac *mac);
int plfxlc_mac_preinit_hw(struct ieee80211_hw *hw, const u8 *hw_address);
int plfxlc_mac_init_hw(struct ieee80211_hw *hw);
int plfxlc_mac_rx(struct ieee80211_hw *hw, const u8 *buffer,
unsigned int length);
void plfxlc_mac_tx_failed(struct urb *urb);
void plfxlc_mac_tx_to_dev(struct sk_buff *skb, int error);
int plfxlc_op_start(struct ieee80211_hw *hw);
void plfxlc_op_stop(struct ieee80211_hw *hw, bool suspend);
int plfxlc_restore_settings(struct plfxlc_mac *mac);
#endif /* PLFXLC_MAC_H */
|
