blob: f9b2f0fdc282f0138a016d4cdd40fe8f6f964e3c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/reserved-memory/nvidia,tegra264-bpmp-shmem.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Tegra CPU-NS - BPMP IPC reserved memory
maintainers:
- Peter De Schrijver <pdeschrijver@nvidia.com>
description: |
Define a memory region used for communication between CPU-NS and BPMP.
Typically this node is created by the bootloader as the physical address
has to be known to both CPU-NS and BPMP for correct IPC operation.
The memory region is defined using a child node under /reserved-memory.
The sub-node is named shmem@<address>.
allOf:
- $ref: reserved-memory.yaml
properties:
compatible:
const: nvidia,tegra264-bpmp-shmem
reg:
description: The physical address and size of the shared SDRAM region
unevaluatedProperties: false
required:
- compatible
- reg
- no-map
examples:
- |
reserved-memory {
#address-cells = <2>;
#size-cells = <2>;
dram_cpu_bpmp_mail: shmem@f1be0000 {
compatible = "nvidia,tegra264-bpmp-shmem";
reg = <0x0 0xf1be0000 0x0 0x2000>;
no-map;
};
};
...
|
