summaryrefslogtreecommitdiff
path: root/drivers/cxl
AgeCommit message (Expand)Author
2023-12-14cxl/pmu: Ensure put_device on pmu devicesIra Weiny
2023-12-08cxl/cdat: Free correct buffer on checksum errorIra Weiny
2023-12-07cxl/hdm: Fix dpa translation lockingDan Williams
2023-11-29cxl/memdev: Hold region_rwsem during inject and clear poison opsAlison Schofield
2023-11-29cxl/core: Always hold region_rwsem while reading poison listsAlison Schofield
2023-11-22cxl/hdm: Fix a benign lockdep splatDave Jiang
2023-11-02cxl/pci: Change CXL AER support check to use native AERTerry Bowman
2023-10-31cxl/hdm: Remove broken error pathDan Williams
2023-10-31cxl/hdm: Fix && vs || bugDan Carpenter
2023-10-31Merge branch 'for-6.7/cxl-commited' into cxl/nextDan Williams
2023-10-31Merge branch 'for-6.7/cxl' into cxl/nextDan Williams
2023-10-31Merge branch 'for-6.7/cxl-qtg' into cxl/nextDan Williams
2023-10-31Merge branch 'for-6.7/cxl-rch-eh' into cxl/nextDan Williams
2023-10-27cxl: Add support for reading CXL switch CDAT tableDave Jiang
2023-10-27cxl: Add checksum verification to CDAT from CXLDave Jiang
2023-10-27cxl: Export QTG ids from CFMWS to sysfs as qos_class attributeDave Jiang
2023-10-27cxl: Add decoders_committed sysfs attribute to cxl_portDave Jiang
2023-10-27cxl: Add cxl_decoders_committed() helperDave Jiang
2023-10-27cxl/core/regs: Rework cxl_map_pmu_regs() to use map->dev for devmRobert Richter
2023-10-27cxl/core/regs: Rename phys_addr in cxl_map_component_regs()Robert Richter
2023-10-27cxl/pci: Disable root port interrupts in RCH modeTerry Bowman
2023-10-27cxl/pci: Add RCH downstream port error loggingTerry Bowman
2023-10-27cxl/pci: Map RCH downstream AER registers for logging protocol errorsTerry Bowman
2023-10-27cxl/pci: Update CXL error logging to use RAS register addressTerry Bowman
2023-10-27PCI/AER: Refactor cper_print_aer() for use by CXL driver moduleTerry Bowman
2023-10-27cxl/pci: Add RCH downstream port AER register discoveryRobert Richter
2023-10-27cxl/port: Remove Component Register base address from struct cxl_portRobert Richter
2023-10-27cxl/pci: Remove Component Register base address from struct cxl_dev_stateRobert Richter
2023-10-27cxl/hdm: Use stored Component Register mappings to map HDM decoder capabilityRobert Richter
2023-10-27cxl/pci: Store the endpoint's Component Register mappings in struct cxl_dev_s...Robert Richter
2023-10-27cxl/port: Pre-initialize component register mappingsRobert Richter
2023-10-27cxl/port: Rename @comp_map to @reg_map in struct cxl_register_mapRobert Richter
2023-10-27cxl/port: Fix @host confusion in cxl_dport_setup_regs()Dan Williams
2023-10-27cxl/core/regs: Rename @dev to @host in struct cxl_register_mapRobert Richter
2023-10-27cxl/port: Fix delete_endpoint() vs parent unregistration raceDan Williams
2023-10-27cxl/region: Fix x1 root-decoder granularity calculationsJim Harris
2023-10-27cxl/region: Fix cxl_region_rwsem lock held when returning to user spaceLi Zhijian
2023-10-27cxl/region: Use cxl_calc_interleave_pos() for auto-discoveryAlison Schofield
2023-10-27cxl/region: Calculate a target position in a region interleaveAlison Schofield
2023-10-26cxl/region: Prepare the decoder match range helper for reuseAlison Schofield
2023-10-24cxl/mbox: Remove useless cast in cxl_mem_create_range_info()Alison Schofield
2023-10-24cxl/region: Do not try to cleanup after cxl_region_setup_targets() failsJim Harris
2023-10-09cxl/mem: Fix shutdown orderDan Williams
2023-10-06cxl/memdev: Fix sanitize vs decoder setup lockingDan Williams
2023-10-06cxl/pci: Fix sanitize notifier setupDan Williams
2023-10-06cxl/pci: Clarify devm host for memdev relative setupDan Williams
2023-10-06cxl/pci: Remove inconsistent usage of dev_err_probe()Dan Williams
2023-10-06cxl/pci: Remove hardirq handler for cxl_request_irq()Dan Williams
2023-09-29cxl/pci: Cleanup 'sanitize' to always pollDan Williams
2023-09-29cxl/pci: Remove unnecessary device reference management in sanitize workDan Williams
generated by cgit v1.2.3-58-ga151 (git 2.39.0) at 2024-11-25 05:33:11 +0000