index
:
linux.git
kangrejos
master
mm/krealloc
rust/mm
dakr's fork of kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
cxl
Age
Commit message (
Expand
)
Author
2021-06-17
cxl/pci: Rename CXL REGLOC ID
Ben Widawsky
2021-06-17
cxl/acpi: Use the ACPI CFMWS to create static decoder objects
Alison Schofield
2021-06-17
cxl/acpi: Add the Host Bridge base address to CXL port objects
Alison Schofield
2021-06-15
cxl/pmem: Register 'pmem' / cxl_nvdimm devices
Dan Williams
2021-06-15
cxl/pmem: Add initial infrastructure for pmem support
Dan Williams
2021-06-15
cxl/core: Add cxl-bus driver infrastructure
Dan Williams
2021-06-14
cxl/pci: Add media provisioning required commands
Ben Widawsky
2021-06-12
cxl/component_regs: Fix offset
Ben Widawsky
2021-06-12
cxl/hdm: Fix decoder count calculation
Ben Widawsky
2021-06-09
cxl/acpi: Introduce cxl_decoder objects
Dan Williams
2021-06-09
cxl/acpi: Enumerate host bridge root ports
Dan Williams
2021-06-09
cxl/acpi: Add downstream port data to cxl_port instances
Dan Williams
2021-06-09
cxl/Kconfig: Default drivers to CONFIG_CXL_BUS
Dan Williams
2021-06-09
cxl/acpi: Introduce the root of a cxl_port topology
Dan Williams
2021-06-05
cxl/pci: Fixup devm_cxl_iomap_block() to take a 'struct device *'
Dan Williams
2021-06-05
cxl/pci: Add HDM decoder capabilities
Ben Widawsky
2021-06-05
cxl/pci: Reserve individual register block regions
Ira Weiny
2021-06-05
cxl/pci: Map registers based on capabilities
Ira Weiny
2021-06-05
cxl/pci: Reserve all device regions at once
Ira Weiny
2021-06-05
cxl/pci: Introduce cxl_decode_register_block()
Ira Weiny
2021-05-26
cxl/mem: Get rid of @cxlm.base
Ben Widawsky
2021-05-26
cxl/mem: Move register locator logic into reg setup
Ben Widawsky
2021-05-26
cxl/mem: Split creation from mapping in probe
Ben Widawsky
2021-05-26
cxl/mem: Use dev instead of pdev->dev
Ben Widawsky
2021-05-26
cxl/mem: Demarcate vendor specific capability IDs
Ben Widawsky
2021-05-26
cxl/pci.c: Add a 'label_storage_size' attribute to the memdev
Vishal Verma
2021-05-26
cxl: Rename mem to pci
Ben Widawsky
2021-05-14
cxl/core: Refactor CXL register lookup for bridge reuse
Dan Williams
2021-05-14
cxl/core: Rename bus.c to core.c
Dan Williams
2021-05-14
cxl/mem: Introduce 'struct cxl_regs' for "composable" CXL devices
Dan Williams
2021-05-14
cxl/mem: Move some definitions to mem.h
Dan Williams
2021-04-16
cxl/mem: Fix memory device capacity probing
Dan Williams
2021-04-15
cxl/mem: Fix register block offset calculation
Ben Widawsky
2021-04-06
cxl/mem: Force array size of mem_commands[] to CXL_MEM_COMMAND_ID_MAX
Robert Richter
2021-04-06
cxl/mem: Disable cxl device power management
Dan Williams
2021-04-06
cxl/mem: Do not rely on device_add() side effects for dev_set_name() failures
Dan Williams
2021-04-06
cxl/mem: Fix synchronization mechanism for device removal vs ioctl operations
Dan Williams
2021-04-06
cxl/mem: Use sysfs_emit() for attribute show routines
Dan Williams
2021-02-22
cxl/mem: Fix potential memory leak
Ben Widawsky
2021-02-19
cxl/mem: Return -EFAULT if copy_to_user() fails
Dan Carpenter
2021-02-16
cxl/mem: Add set of informational commands
Ben Widawsky
2021-02-16
cxl/mem: Enable commands via CEL
Ben Widawsky
2021-02-16
cxl/mem: Add a "RAW" send command
Ben Widawsky
2021-02-16
cxl/mem: Add basic IOCTL interface
Ben Widawsky
2021-02-16
cxl/mem: Register CXL memX devices
Dan Williams
2021-02-16
cxl/mem: Find device capabilities
Ben Widawsky
2021-02-16
cxl/mem: Introduce a driver for CXL-2.0-Type-3 endpoints
Dan Williams