summaryrefslogtreecommitdiff
path: root/drivers/clk/renesas
AgeCommit message (Expand)Author
2022-05-29Merge tag 'dmaengine-5.19-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds
2022-05-19clk: renesas: r9a06g032: Probe possible childrenMiquel Raynal
2022-05-19clk: renesas: r9a06g032: Export function to set dmamuxMiquel Raynal
2022-05-06clk: renesas: r9a09g011: Add eth clock and reset entriesPhil Edworthy
2022-05-06clk: renesas: Add RZ/V2M support using the rzg2l driverPhil Edworthy
2022-05-05clk: renesas: rzg2l: Add support for RZ/V2M reset monitor regPhil Edworthy
2022-05-05clk: renesas: rzg2l: Make use of CLK_MON registers optionalPhil Edworthy
2022-05-05clk: renesas: rzg2l: Set HIWORD mask for all mux and dividersPhil Edworthy
2022-05-05clk: renesas: rzg2l: Add read only versions of the clk macrosPhil Edworthy
2022-05-05clk: renesas: rzg2l: Move the DEF_MUX array size calc into the macroPhil Edworthy
2022-05-05clk: renesas: r9a07g044: Fix OSTM1 module clock nameGeert Uytterhoeven
2022-05-05clk: renesas: r9a07g043: Add clock and reset entries for ADCBiju Das
2022-05-05clk: renesas: r9a07g043: Add TSU clock and reset entryBiju Das
2022-05-05clk: renesas: r9a07g043: Add RSPI clock and reset entriesBiju Das
2022-05-05clk: renesas: r9a07g043: Add clock and reset entries for SPI Multi I/O Bus Co...Biju Das
2022-05-05clk: renesas: r9a07g044: Add DSI clock and reset entriesBiju Das
2022-05-05clk: renesas: r9a07g044: Add LCDC clock and reset entriesBiju Das
2022-05-05clk: renesas: r9a07g044: Add M4 Clock supportBiju Das
2022-05-05clk: renesas: r9a07g044: Add M3 Clock supportBiju Das
2022-05-05clk: renesas: r9a07g044: Add {M2, M2_DIV2} Clocks supportBiju Das
2022-05-05clk: renesas: r9a07g044: Add M1 clock supportBiju Das
2022-05-05clk: renesas: rzg2l: Add DSI divider clk supportBiju Das
2022-05-05clk: renesas: rzg2l: Add PLL5_4 clk mux supportBiju Das
2022-05-05clk: renesas: rzg2l: Add FOUTPOSTDIV clk supportBiju Das
2022-04-29clk: renesas: cpg-mssr: Add support for R-Car V4HYoshihiro Shimoda
2022-04-29clk: renesas: rcar-gen4: Add CLK_TYPE_GEN4_PLL4Yoshihiro Shimoda
2022-04-28clk: renesas: r9a07g043: Add WDT clock and reset entriesBiju Das
2022-04-28clk: renesas: r9a07g043: Add OSTM clock and reset entriesBiju Das
2022-04-28clk: renesas: r9a07g043: Add clock and reset entries for CANFDBiju Das
2022-04-28clk: renesas: r9a07g043: Add USB clocks/resetsBiju Das
2022-04-28clk: renesas: r9a07g043: Add SSIF-2 clock and reset entriesBiju Das
2022-04-28clk: renesas: r9a07g043: Add I2C clocks/resetsBiju Das
2022-04-28clk: renesas: r9a06g032: Fix the RTC hclock descriptionMiquel Raynal
2022-04-25clk: renesas: r8a779f0: Add UFS clockYoshihiro Shimoda
2022-04-13clk: renesas: r9a07g043: Add SDHI clock and reset entriesBiju Das
2022-04-13clk: renesas: r9a07g043: Add GbEthernet clock/resetBiju Das
2022-04-13clk: renesas: r9a07g043: Add ethernet clock sourcesBiju Das
2022-04-13clk: renesas: r9a07g043: Add GPIO clock and reset entriesBiju Das
2022-04-13clk: renesas: Add support for RZ/G2UL SoCBiju Das
2022-04-13clk: renesas: Move RPC core clocksGeert Uytterhoeven
2022-04-13clk: renesas: rzg2l: Simplify multiplication/shift logicGeert Uytterhoeven
2022-04-11clk: renesas: r8a77995: Add RPC clocksGeert Uytterhoeven
2022-04-11clk: renesas: r8a77990: Add RPC clocksGeert Uytterhoeven
2022-04-04clk: renesas: rzg2l: Remove unused notifiersPhil Edworthy
2022-02-22clk: renesas: r8a779f0: Add PFC clockGeert Uytterhoeven
2022-02-22clk: renesas: r8a779f0: Add I2C clocksGeert Uytterhoeven
2022-02-22clk: renesas: r8a779f0: Add WDT clockGeert Uytterhoeven
2022-02-22clk: renesas: r8a779f0: Fix RSW2 clock dividerGeert Uytterhoeven
2022-02-10clk: renesas: rzg2l-cpg: Add support for RZ/V2L SoCBiju Das
2022-01-24clk: renesas: r8a779a0: Add CANFD module clockUlrich Hecht