summaryrefslogtreecommitdiff
path: root/arch/arm64/include/asm/cache.h
AgeCommit message (Expand)Author
2023-06-19arm64: allow kmalloc() caches aligned to the smaller cache_line_size()Catalin Marinas
2023-01-21KVM: arm64: Normalize cache configurationAkihiko Odaki
2023-01-12arm64/cache: Move CLIDR macro definitionsAkihiko Odaki
2022-09-09arm64: cache: Remove unused CTR_CACHE_MINLINE_MASKKristina Martsenko
2022-08-23arm64/cache: Fix cache_type_cwg() for register generationMark Brown
2022-07-05arm64/sysreg: Standardise naming for CTR_EL0 fieldsMark Brown
2022-07-05arm64/cache: Restrict which headers are included in __ASSEMBLY__Mark Brown
2022-07-05arm64/cpuinfo: Remove references to reserved cache typeMark Brown
2022-05-13mm: make minimum slab alignment a runtime propertyPeter Collingbourne
2021-07-12Revert "arm64: cache: Lower ARCH_DMA_MINALIGN to 64 (L1_CACHE_BYTES)"Will Deacon
2021-06-01arm64: cache: Lower ARCH_DMA_MINALIGN to 64 (L1_CACHE_BYTES)Will Deacon
2021-02-26arm64: kasan: simplify and inline MTE functionsAndrey Konovalov
2020-12-22arm64: kasan: align allocations for HW_TAGSAndrey Konovalov
2020-10-28arm64: avoid -Woverride-init warningArnd Bergmann
2020-10-25treewide: Convert macro and uses of __section(foo) to __section("foo")Joe Perches
2020-02-22arm64: Ask the compiler to __always_inline functions used by KVM at HYPJames Morse
2019-10-25arm64: Fake the IminLine size on systems affected by Neoverse-N1 #1542419James Morse
2019-08-13arm64: prefer __section from compiler_attributes.hNick Desaulniers
2019-07-08Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner
2019-06-17arm64/mm: Correct the cache line size warning with non coherent deviceMasayoshi Mizuma
2019-06-04arm64: cacheinfo: Update cache_line_size detected from DT or PPTTShaokun Zhang
2019-01-16kasan, arm64: remove redundant ARCH_SLAB_MINALIGN defineAndrey Konovalov
2019-01-08kasan, arm64: use ARCH_SLAB_MINALIGN instead of manual aligningAndrey Konovalov
2018-10-16arm64: cpufeature: Fix handling of CTR_EL0.IDC fieldSuzuki K Poulose
2018-07-05arm64: Fix mismatched cache line size detectionSuzuki K Poulose
2018-05-15arm64: Increase ARCH_DMA_MINALIGN to 128Catalin Marinas
2018-05-11Revert "arm64: Increase the max granular size"Catalin Marinas
2018-03-27Revert "arm64: Revert L1_CACHE_SHIFT back to 6 (64-byte cache line size)"Will Deacon
2018-03-09arm64: Add support for new control bits CTR_EL0.DIC and CTR_EL0.IDCShanker Donthineni
2018-03-06arm64: Revert L1_CACHE_SHIFT back to 6 (64-byte cache line size)Catalin Marinas
2017-03-20arm64: cache: Identify VPIPT I-cachesWill Deacon
2017-03-20arm64: cache: Merge cachetype.h into cache.hWill Deacon
2015-10-28arm64: Increase the max granular sizeTirumalesh Chalamarla
2014-12-03arm64: Implement support for read-mostly sectionsJungseok Lee
2014-05-09arm64: Implement cache_line_size() based on CTR_EL0.CWGCatalin Marinas
2012-09-17arm64: Cache maintenance routinesCatalin Marinas
generated by cgit v1.2.3-58-ga151 (git 2.39.0) at 2024-12-28 04:01:39 +0000