summaryrefslogtreecommitdiff
path: root/arch/arm/mm/proc-v7.S
AgeCommit message (Expand)Author
2017-04-09ARM: Update cpu_v7_reset documentationMarc Zyngier
2017-04-09ARM: soft-reboot into same mode that we entered the kernelRussell King
2016-08-23ARM: 8599/1: mm: pull asm/memory.h explicitlyVladimir Murzin
2016-07-14ARM: 8560/1: errata: Workaround errata A12 825619 / A17 852421Doug Anderson
2016-07-14ARM: 8559/1: errata: Workaround erratum A12 821420Doug Anderson
2016-07-14ARM: 8558/1: errata: Workaround errata A12 818325/852422 A17 852423Doug Anderson
2016-04-01ARM: SMP enable of cache maintanence broadcastRussell King
2016-02-17ARM: make the physical-relative calculation more obviousRussell King
2016-02-16ARM: 8512/1: proc-v7.S: Adjust stack address when XIP_KERNELNicolas Pitre
2016-01-05Merge branches 'misc' and 'misc-rc6' into for-linusRussell King
2015-12-17ARM: 8453/2: proc-v7.S: don't locate temporary stack space in .text sectionNicolas Pitre
2015-12-15ARM: 8471/1: need to save/restore arm register(r11) when it is corruptedAnson Huang
2015-07-17ARM: invalidate L1 before enabling coherencyRussell King
2015-06-12Merge branch 'for-arm-soc' into for-nextRussell King
2015-06-01ARM: proc-v7: sanitise and document registers around errataRussell King
2015-06-01ARM: proc-v7: clean up MIDR accessRussell King
2015-06-01ARM: proc-v7: move CPU errata out of lineRussell King
2015-06-01ARM: redo TTBR setup code for LPAERussell King
2015-06-01ARM: v7 setup function should invalidate L1 cacheRussell King
2015-04-14ARM: proc-v7: avoid errata 430973 workaround for non-Cortex A8 CPUsRussell King
2015-03-28ARM: 8314/1: replace PROCINFO embedded branch with relative offsetArd Biesheuvel
2014-12-05Merge branches 'fixes', 'misc', 'pm' and 'sa1100' into for-nextRussell King
2014-11-27ARM: 8222/1: mvebu: enable strex backoff delayThomas Petazzoni
2014-11-21ARM: 8196/1: vfp: Workaround bad MVFR1 register on some KraitsStephen Boyd
2014-09-12ARM: 8138/1: drop ISAR0 workaround for B15Brian Norris
2014-07-24ARM: 8110/1: do CPU-specific init for Broadcom Brahma15 coresMarc Carino
2014-07-18ARM: 8103/1: save/restore Cortex-A9 CP15 registers on suspend/resumeShawn Guo
2014-07-18ARM: 8089/1: cpu_pj4b_suspend_size should base on cpu_v7_suspend_sizeShawn Guo
2014-07-18ARM: convert all "mov.* pc, reg" to "bx reg" for ARMv6+Russell King
2014-05-25ARM: 8046/1: proc: add support for the Cortex-A17 processorWill Deacon
2014-04-23ARM: 8013/1: PJ4B: Add cpu_suspend/cpu_resume hooks for PJ4BGregory CLEMENT
2014-04-04Merge branches 'amba', 'fixes', 'misc', 'mmci', 'unstable/omap-dma' and 'unst...Russell King
2014-02-10ARM: 7940/1: add support for the Cortex-A12 processorJonathan Austin
2014-02-10ARM: 7953/1: mm: ensure TLB invalidation is complete before enabling MMUWill Deacon
2013-11-14ARM: 7885/1: Save/Restore 64-bit TTBR registers on LPAE suspend/resumeMahesh Sivasubramanian
2013-10-19ARM: asm: Add ARM_BE8() assembly helperBen Dooks
2013-09-05Merge branches 'debug-choice', 'devel-stable' and 'misc' into for-linusRussell King
2013-09-02ARM: 7823/1: errata: workaround Cortex-A15 erratum 773022Will Deacon
2013-08-12ARM: mm: use inner-shareable barriers for TLB and user cache operationsWill Deacon
2013-07-22ARM: 7784/1: mm: ensure SMP alternates assemble to exactly 4 bytes with Thumb-2Will Deacon
2013-07-14arm: delete __cpuinit/__CPUINIT usage from all ARM usersPaul Gortmaker
2013-06-29Merge branch 'devel-stable' into for-nextRussell King
2013-06-24ARM: 7773/1: PJ4B: Add support for errata 4742Gregory CLEMENT
2013-06-17ARM: 7754/1: Fix the CPU ID and the mask associated to the PJ4BGregory CLEMENT
2013-06-07ARM: add Cortex-R7 Processor InfoJonathan Austin
2013-06-07ARM: suspend: fix CPU suspend code for !CONFIG_MMU configurationsWill Deacon
2013-05-02Merge branches 'devel-stable', 'entry', 'fixes', 'mach-types', 'misc' and 'sm...Russell King
2013-04-17ARM: 7695/1: mvebu: Enable pj4b on LPAE compilationsGregory CLEMENT
2013-04-03ARM: 7691/1: mm: kill unused TLB_CAN_READ_FROM_L1_CACHE and use ALT_SMP insteadWill Deacon
2013-03-22ARM: 7678/1: Work around faulty ISAR0 register in some Krait CPUsStepan Moskovchenko