index
:
linux.git
kangrejos
master
mm/krealloc
rust/mm
dakr's fork of kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mm
/
proc-v7-3level.S
Age
Commit message (
Expand
)
Author
2024-04-29
ARM: 9388/2: mm: Type-annotate all per-processor assembly routines
Linus Walleij
2019-06-05
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 333
Thomas Gleixner
2017-08-29
ARM: 8690/1: lpae: build TTB control register value from scratch in v7_ttb_setup
Hoeun Ryu
2015-06-01
ARM: redo TTBR setup code for LPAE
Russell King
2014-09-25
ARM: 8164/1: mm: clear SCTLR.HA instead of setting it for LPAE
Will Deacon
2014-09-02
ARM: 8132/1: LPAE: drop wrong carry flag correction after adding TTBR1_OFFSET
Konstantin Khlebnikov
2014-08-09
ARM: 8114/1: LPAE: load upper bits of early TTBR0/TTBR1
Konstantin Khlebnikov
2014-07-24
ARM: 8109/1: mm: Modify pte_write and pmd_write logic for LPAE
Steven Capper
2014-07-18
ARM: convert all "mov.* pc, reg" to "bx reg" for ARMv6+
Russell King
2014-04-25
ARM: 8037/1: mm: support big-endian page tables
Jianguo Wu
2013-07-22
ARM: 7784/1: mm: ensure SMP alternates assemble to exactly 4 bytes with Thumb-2
Will Deacon
2013-07-14
arm: delete __cpuinit/__CPUINIT usage from all ARM users
Paul Gortmaker
2013-05-30
ARM: LPAE: accomodate >32-bit addresses for page table base
Cyril Chemparathy
2013-05-30
ARM: LPAE: factor out T1SZ and TTBR1 computations
Cyril Chemparathy
2013-05-30
ARM: LPAE: use phys_addr_t in switch_mm()
Cyril Chemparathy
2013-04-03
ARM: 7691/1: mm: kill unused TLB_CAN_READ_FROM_L1_CACHE and use ALT_SMP instead
Will Deacon
2013-03-03
ARM: 7652/1: mm: fix missing use of 'asid' to get asid value from mm->context.id
Ben Dooks
2013-02-16
ARM: 7650/1: mm: replace direct access to mm->context.id with new macro
Ben Dooks
2012-11-09
ARM: mm: introduce present, faulting entries for PAGE_NONE
Will Deacon
2012-11-09
ARM: mm: introduce L_PTE_VALID for page table entries
Will Deacon
2011-12-08
ARM: LPAE: MMU setup for the 3-level page table format
Catalin Marinas