summaryrefslogtreecommitdiff
path: root/arch/arc/mm/cache.c
AgeCommit message (Expand)Author
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner
2019-04-02ARC: PAE40: don't panic and instead turn off hw iocVineet Gupta
2018-12-28Merge tag 'dma-mapping-4.21' of git://git.infradead.org/users/hch/dma-mappingLinus Torvalds
2018-12-13dma-mapping: bypass indirect calls for dma-directChristoph Hellwig
2018-11-12ARC: IOC: panic if kernel was started with previously enabled IOCEugeniy Paltsev
2018-09-04ARC: IOC: panic if both IOC and ZONE_HIGHMEM enabledEugeniy Paltsev
2018-09-04ARC: dma [IOC] Enable per device io coherencyEugeniy Paltsev
2018-07-30arc: fix type warnings in arc/mm/cache.cRandy Dunlap
2018-07-30ARC: add SMP_CACHE_BYTES value validateEugeniy Paltsev
2018-04-05mm: fix races between swapoff and flush dcacheHuang Ying
2018-01-17ARCv2: cache: fix slc_entire_op: flush only instead of flush-n-invEugeniy Paltsev
2017-09-01ARC: mm: Decouple RAM base address from kernel link addressEugeniy Paltsev
2017-09-01ARCv2: IOC: Tighten up the contraints (specifically base / size alignment)Eugeniy Paltsev
2017-08-30ARCv2: SLC: provide a line based flush routine for debuggingVineet Gupta
2017-08-28ARC: set boot print log level to PR_INFONoam Camus
2017-08-04ARCv2: PAE40: set MSB even if !CONFIG_ARC_HAS_PAE40 but PAE exists in SoCVineet Gupta
2017-08-04ARCv2: PAE40: Explicitly set MSB counterpart of SLC region ops addressesAlexey Brodkin
2017-08-04ARCv2: SLC: Make sure busy bit is set properly for region opsAlexey Brodkin
2017-05-02ARCv2: mm: Merge 2 updates to DC_CTRL for region flushVineet Gupta
2017-05-02ARCv2: mm: Implement cache region flush operationsVineet Gupta
2017-05-02ARC: mm: Move full_page computation into cache version agnostic wrapperVineet Gupta
2017-03-30ARCv2: SLC: Make sure busy bit is set properly on SLC flushingAlexey Brodkin
2017-01-18ARC: Revert "ARC: mm: IOC: Don't enable IOC by default"Vineet Gupta
2017-01-18ARC: mm: split arc_cache_init to allow __init reaping of bulkVineet Gupta
2017-01-18ARCv2: IOC: Use actual memory size to setup aperture sizeVineet Gupta
2017-01-18ARCv2: IOC: Adhere to progamming model guidelines to avoid DMA corruptionVineet Gupta
2017-01-18ARCv2: IOC: refactor the IOC and SLC operations into own functionsVineet Gupta
2017-01-04ARC: mmu: clarify the MMUv3 programming modelVineet Gupta
2016-12-19ARC: mm: arc700: Don't assume 2 colours for aliasing VIPT dcacheVineet Gupta
2016-12-19ARC: mm: No need to save cache version in @cpuinfoVineet Gupta
2016-11-28ARC: mm: IOC: Don't enable IOC by defaultVineet Gupta
2016-10-28ARCv2: boot log: print IOC exists as well as enabled statusVineet Gupta
2016-10-24ARCv2: IOC: use @ioc_enable not @ioc_exist where intendedVineet Gupta
2016-09-30ARCv2: Support dynamic peripheral address space in HS38 rel 3.0 coresVineet Gupta
2016-08-10ARC: Elide redundant setup of DMA callbacksVineet Gupta
2016-05-30Fix typosAndrea Gelmini
2016-04-04mm, fs: get rid of PAGE_CACHE_* and page_cache_{get,release} macrosKirill A. Shutemov
2016-03-19ARCv2: ioremap: Support dynamic peripheral address spaceVineet Gupta
2016-03-19ARC: dma: ioremap: use phys_addr_t consistenctly in code pathsVineet Gupta
2016-03-11ARC: Fix misspellings in comments.Adam Buchbinder
2016-01-15mm: differentiate page_mapped() from page_mapcount() for compound pagesKirill A. Shutemov
2015-10-29ARC: mm: PAE40 supportVineet Gupta
2015-10-28ARC: mm: PAE40: switch to using phys_addr_t for physical addressesVineet Gupta
2015-10-28ARC: mm: preps ahead of HIGHMEM supportVineet Gupta
2015-10-17ARC: boot log: move helper macros to header for reuseVineet Gupta
2015-08-21ARC: Eliminate some ARCv2 specific code for ARCompact buildVineet Gupta
2015-08-20ARCv2: IOC: Allow boot time disableAlexey Brodkin
2015-08-20ARCv2: SLC: Allow boot time disableVineet Gupta
2015-08-20ARCv2: Support IO Coherency and permutations involving L1 and L2 cachesAlexey Brodkin
2015-07-06ARCv2: guard SLC DMA ops with spinlockAlexey Brodkin
generated by cgit v1.2.3-58-ga151 (git 2.39.0) at 2024-12-18 14:46:45 +0000