summaryrefslogtreecommitdiff
path: root/mm/page_isolation.c
diff options
context:
space:
mode:
authorJoseph Lo <josephl@nvidia.com>2019-01-04 11:06:51 +0800
committerThierry Reding <treding@nvidia.com>2019-02-06 14:29:23 +0100
commit2b2dbc2f94e55c940e1eed70706f363aa94373b0 (patch)
tree98b829f5994e730895ad0fa6f0dbaec40b69d014 /mm/page_isolation.c
parentf7ebf8874c2abb12be786fe73734ba47c87ff123 (diff)
clk: tegra: dfll: add CVB tables for Tegra210
Add CVB tables with different chip characterization, so that we can generate the customize OPP table that suitable for different chips with different SKUs. The parameter 'tune_high_min_millivolts' is first time introduced in this patch, which didn't use in the DFLL driver for clock and voltage tuning before. It will be used later when DFLL in high voltage range. Signed-off-by: Joseph Lo <josephl@nvidia.com> Acked-by: Jon Hunter <jonathanh@nvidia.com> Acked-by: Stephen Boyd <sboyd@kernel.org> Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'mm/page_isolation.c')
0 files changed, 0 insertions, 0 deletions