diff options
| author | Sai Krishna <saikrishnag@marvell.com> | 2023-08-21 16:06:29 +0530 |
|---|---|---|
| committer | David S. Miller <davem@davemloft.net> | 2023-08-23 08:20:50 +0100 |
| commit | bdf79b128685458fecc42cd8709375d46407dae2 (patch) | |
| tree | 46e73888d90467092b2fec69d15965e30baef9e2 /lib/of-reconfig-notifier-error-inject.c | |
| parent | 6176b8c4a19e150c4176b1ed93174e2f5965c4b5 (diff) | |
octeontx2-pf: Use PTP HW timestamp counter atomic update feature
Some of the newer silicon versions in CN10K series supports a feature
where in the current PTP timestamp in HW can be updated atomically
without losing any cpu cycles unlike read/modify/write register.
This patch uses this feature so that PTP accuracy can be improved
while adjusting the master offset in HW. There is no need for SW
timecounter when using this feature. So removed references to SW
timecounter wherever appropriate.
Signed-off-by: Sai Krishna <saikrishnag@marvell.com>
Signed-off-by: Naveen Mamindlapalli <naveenm@marvell.com>
Signed-off-by: Sunil Kovvuri Goutham <sgoutham@marvell.com>
Reviewed-by: Kalesh AP <kalesh-anakkur.purayil@broadcom.com>
Reviewed-by: Simon Horman <horms@kernel.org>
Reviewed-by: Leon Romanovsky <leonro@nvidia.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'lib/of-reconfig-notifier-error-inject.c')
0 files changed, 0 insertions, 0 deletions