summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSrinivas Kandagatla <srinivas.kandagatla@st.com>2013-11-11 13:19:18 +0000
committerSrinivas Kandagatla <srinivas.kandagatla@st.com>2014-03-11 10:04:27 +0000
commit8ccd3f3acfd8903fbc6540f81d16da1b42d156cc (patch)
treeeb14e1f295c08d78fcae02707f03f44ec7cb8676
parentd25ea5845360bfcc2771ed876887d5895ebb9d74 (diff)
ARM: STi: STIH415: Add IR support.
This patch adds IRB support to STiH415 platforms. Tested on B2000 and B2020 development boards. Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@st.com>
-rw-r--r--arch/arm/boot/dts/stih415-pinctrl.dtsi8
-rw-r--r--arch/arm/boot/dts/stih415.dtsi11
2 files changed, 19 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/stih415-pinctrl.dtsi b/arch/arm/boot/dts/stih415-pinctrl.dtsi
index 9ca20aafba24..f09fb10a3791 100644
--- a/arch/arm/boot/dts/stih415-pinctrl.dtsi
+++ b/arch/arm/boot/dts/stih415-pinctrl.dtsi
@@ -120,6 +120,14 @@
};
};
+ rc{
+ pinctrl_ir: ir0 {
+ st,pins {
+ ir = <&PIO4 0 ALT2 IN>;
+ };
+ };
+ };
+
gmac1 {
pinctrl_mii1: mii1 {
st,pins {
diff --git a/arch/arm/boot/dts/stih415.dtsi b/arch/arm/boot/dts/stih415.dtsi
index cc9b22bc7472..d89064c20c8a 100644
--- a/arch/arm/boot/dts/stih415.dtsi
+++ b/arch/arm/boot/dts/stih415.dtsi
@@ -195,5 +195,16 @@
clock-names = "stmmaceth";
clocks = <&CLKS_ETH1_PHY>;
};
+
+ rc: rc@fe518000 {
+ compatible = "st,comms-irb";
+ reg = <0xfe518000 0x234>;
+ interrupts = <0 203 0>;
+ clocks = <&CLK_SYSIN>;
+ rx-mode = "infrared";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_ir>;
+ resets = <&softreset STIH415_IRB_SOFTRESET>;
+ };
};
};