1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
|
// SPDX-License-Identifier: GPL-2.0
/*
* Copyright 2020 Google Inc.
*
* Based on Infineon TPM driver by Peter Huewe.
*
* cr50 is a firmware for H1 secure modules that requires special
* handling for the I2C interface.
*
* - Use an interrupt for transaction status instead of hardcoded delays.
* - Must use write+wait+read read protocol.
* - All 4 bytes of status register must be read/written at once.
* - Burst count max is 63 bytes, and burst count behaves slightly differently
* than other I2C TPMs.
* - When reading from FIFO the full burstcnt must be read instead of just
* reading header and determining the remainder.
*/
#include <linux/acpi.h>
#include <linux/completion.h>
#include <linux/i2c.h>
#include <linux/interrupt.h>
#include <linux/module.h>
#include <linux/pm.h>
#include <linux/slab.h>
#include <linux/wait.h>
#include "tpm_tis_core.h"
#define TPM_CR50_MAX_BUFSIZE 64
#define TPM_CR50_TIMEOUT_SHORT_MS 2 /* Short timeout during transactions */
#define TPM_CR50_TIMEOUT_NOIRQ_MS 20 /* Timeout for TPM ready without IRQ */
#define TPM_CR50_I2C_DID_VID 0x00281ae0L /* Device and vendor ID reg value */
#define TPM_TI50_I2C_DID_VID 0x504a6666L /* Device and vendor ID reg value */
#define TPM_CR50_I2C_MAX_RETRIES 3 /* Max retries due to I2C errors */
#define TPM_CR50_I2C_RETRY_DELAY_LO 55 /* Min usecs between retries on I2C */
#define TPM_CR50_I2C_RETRY_DELAY_HI 65 /* Max usecs between retries on I2C */
#define TPM_I2C_ACCESS(l) (0x0000 | ((l) << 4))
#define TPM_I2C_STS(l) (0x0001 | ((l) << 4))
#define TPM_I2C_DATA_FIFO(l) (0x0005 | ((l) << 4))
#define TPM_I2C_DID_VID(l) (0x0006 | ((l) << 4))
/**
* struct tpm_i2c_cr50_priv_data - Driver private data.
* @irq: Irq number used for this chip.
* If irq <= 0, then a fixed timeout is used instead of waiting for irq.
* @tpm_ready: Struct used by irq handler to signal R/W readiness.
* @buf: Buffer used for i2c writes, with i2c address prepended to content.
*
* Private driver struct used by kernel threads and interrupt context.
*/
struct tpm_i2c_cr50_priv_data {
int irq;
struct completion tpm_ready;
u8 buf[TPM_CR50_MAX_BUFSIZE];
};
/**
* tpm_cr50_i2c_int_handler() - cr50 interrupt handler.
* @dummy: Unused parameter.
* @tpm_info: TPM chip information.
*
* The cr50 interrupt handler signals waiting threads that the
* interrupt has been asserted. It does not do any interrupt triggered
* processing but is instead used to avoid fixed delays.
*
* Return:
* IRQ_HANDLED signifies irq was handled by this device.
*/
static irqreturn_t tpm_cr50_i2c_int_handler(int dummy, void *tpm_info)
{
struct tpm_chip *chip = tpm_info;
struct tpm_i2c_cr50_priv_data *priv = dev_get_drvdata(&chip->dev);
complete(&priv->tpm_ready);
return IRQ_HANDLED;
}
/**
* tpm_cr50_i2c_wait_tpm_ready() - Wait for tpm to signal ready.
* @chip: A TPM chip.
*
* Wait for completion interrupt if available, otherwise use a fixed
* delay for the TPM to be ready.
*
* Return:
* - 0: Success.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_i2c_wait_tpm_ready(struct tpm_chip *chip)
{
struct tpm_i2c_cr50_priv_data *priv = dev_get_drvdata(&chip->dev);
/* Use a safe fixed delay if interrupt is not supported */
if (priv->irq <= 0) {
msleep(TPM_CR50_TIMEOUT_NOIRQ_MS);
return 0;
}
/* Wait for interrupt to indicate TPM is ready to respond */
if (!wait_for_completion_timeout(&priv->tpm_ready,
msecs_to_jiffies(chip->timeout_a))) {
dev_warn(&chip->dev, "Timeout waiting for TPM ready\n");
return -ETIMEDOUT;
}
return 0;
}
/**
* tpm_cr50_i2c_enable_tpm_irq() - Enable TPM irq.
* @chip: A TPM chip.
*/
static void tpm_cr50_i2c_enable_tpm_irq(struct tpm_chip *chip)
{
struct tpm_i2c_cr50_priv_data *priv = dev_get_drvdata(&chip->dev);
if (priv->irq > 0) {
reinit_completion(&priv->tpm_ready);
enable_irq(priv->irq);
}
}
/**
* tpm_cr50_i2c_disable_tpm_irq() - Disable TPM irq.
* @chip: A TPM chip.
*/
static void tpm_cr50_i2c_disable_tpm_irq(struct tpm_chip *chip)
{
struct tpm_i2c_cr50_priv_data *priv = dev_get_drvdata(&chip->dev);
if (priv->irq > 0)
disable_irq(priv->irq);
}
/**
* tpm_cr50_i2c_transfer_message() - Transfer a message over i2c.
* @dev: Device information.
* @adapter: I2C adapter.
* @msg: Message to transfer.
*
* Call unlocked i2c transfer routine with the provided parameters and
* retry in case of bus errors.
*
* Return:
* - 0: Success.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_i2c_transfer_message(struct device *dev,
struct i2c_adapter *adapter,
struct i2c_msg *msg)
{
unsigned int try;
int rc;
for (try = 0; try < TPM_CR50_I2C_MAX_RETRIES; try++) {
rc = __i2c_transfer(adapter, msg, 1);
if (rc == 1)
return 0; /* Successfully transferred the message */
if (try)
dev_warn(dev, "i2c transfer failed (attempt %d/%d): %d\n",
try + 1, TPM_CR50_I2C_MAX_RETRIES, rc);
usleep_range(TPM_CR50_I2C_RETRY_DELAY_LO, TPM_CR50_I2C_RETRY_DELAY_HI);
}
/* No i2c message transferred */
return -EIO;
}
/**
* tpm_cr50_i2c_read() - Read from TPM register.
* @chip: A TPM chip.
* @addr: Register address to read from.
* @buffer: Read destination, provided by caller.
* @len: Number of bytes to read.
*
* Sends the register address byte to the TPM, then waits until TPM
* is ready via interrupt signal or timeout expiration, then 'len'
* bytes are read from TPM response into the provided 'buffer'.
*
* Return:
* - 0: Success.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_i2c_read(struct tpm_chip *chip, u8 addr, u8 *buffer, size_t len)
{
struct i2c_client *client = to_i2c_client(chip->dev.parent);
struct i2c_msg msg_reg_addr = {
.addr = client->addr,
.len = 1,
.buf = &addr
};
struct i2c_msg msg_response = {
.addr = client->addr,
.flags = I2C_M_RD,
.len = len,
.buf = buffer
};
int rc;
i2c_lock_bus(client->adapter, I2C_LOCK_SEGMENT);
/* Prepare for completion interrupt */
tpm_cr50_i2c_enable_tpm_irq(chip);
/* Send the register address byte to the TPM */
rc = tpm_cr50_i2c_transfer_message(&chip->dev, client->adapter, &msg_reg_addr);
if (rc < 0)
goto out;
/* Wait for TPM to be ready with response data */
rc = tpm_cr50_i2c_wait_tpm_ready(chip);
if (rc < 0)
goto out;
/* Read response data from the TPM */
rc = tpm_cr50_i2c_transfer_message(&chip->dev, client->adapter, &msg_response);
out:
tpm_cr50_i2c_disable_tpm_irq(chip);
i2c_unlock_bus(client->adapter, I2C_LOCK_SEGMENT);
if (rc < 0)
return rc;
return 0;
}
/**
* tpm_cr50_i2c_write()- Write to TPM register.
* @chip: A TPM chip.
* @addr: Register address to write to.
* @buffer: Data to write.
* @len: Number of bytes to write.
*
* The provided address is prepended to the data in 'buffer', the
* cobined address+data is sent to the TPM, then wait for TPM to
* indicate it is done writing.
*
* Return:
* - 0: Success.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_i2c_write(struct tpm_chip *chip, u8 addr, u8 *buffer,
size_t len)
{
struct tpm_i2c_cr50_priv_data *priv = dev_get_drvdata(&chip->dev);
struct i2c_client *client = to_i2c_client(chip->dev.parent);
struct i2c_msg msg = {
.addr = client->addr,
.len = len + 1,
.buf = priv->buf
};
int rc;
if (len > TPM_CR50_MAX_BUFSIZE - 1)
return -EINVAL;
/* Prepend the 'register address' to the buffer */
priv->buf[0] = addr;
memcpy(priv->buf + 1, buffer, len);
i2c_lock_bus(client->adapter, I2C_LOCK_SEGMENT);
/* Prepare for completion interrupt */
tpm_cr50_i2c_enable_tpm_irq(chip);
/* Send write request buffer with address */
rc = tpm_cr50_i2c_transfer_message(&chip->dev, client->adapter, &msg);
if (rc < 0)
goto out;
/* Wait for TPM to be ready, ignore timeout */
tpm_cr50_i2c_wait_tpm_ready(chip);
out:
tpm_cr50_i2c_disable_tpm_irq(chip);
i2c_unlock_bus(client->adapter, I2C_LOCK_SEGMENT);
if (rc < 0)
return rc;
return 0;
}
/**
* tpm_cr50_check_locality() - Verify TPM locality 0 is active.
* @chip: A TPM chip.
*
* Return:
* - 0: Success.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_check_locality(struct tpm_chip *chip)
{
u8 mask = TPM_ACCESS_VALID | TPM_ACCESS_ACTIVE_LOCALITY;
u8 buf;
int rc;
rc = tpm_cr50_i2c_read(chip, TPM_I2C_ACCESS(0), &buf, sizeof(buf));
if (rc < 0)
return rc;
if ((buf & mask) == mask)
return 0;
return -EIO;
}
/**
* tpm_cr50_release_locality() - Release TPM locality.
* @chip: A TPM chip.
* @force: Flag to force release if set.
*/
static void tpm_cr50_release_locality(struct tpm_chip *chip, bool force)
{
u8 mask = TPM_ACCESS_VALID | TPM_ACCESS_REQUEST_PENDING;
u8 addr = TPM_I2C_ACCESS(0);
u8 buf;
if (tpm_cr50_i2c_read(chip, addr, &buf, sizeof(buf)) < 0)
return;
if (force || (buf & mask) == mask) {
buf = TPM_ACCESS_ACTIVE_LOCALITY;
tpm_cr50_i2c_write(chip, addr, &buf, sizeof(buf));
}
}
/**
* tpm_cr50_request_locality() - Request TPM locality 0.
* @chip: A TPM chip.
*
* Return:
* - 0: Success.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_request_locality(struct tpm_chip *chip)
{
u8 buf = TPM_ACCESS_REQUEST_USE;
unsigned long stop;
int rc;
if (!tpm_cr50_check_locality(chip))
return 0;
rc = tpm_cr50_i2c_write(chip, TPM_I2C_ACCESS(0), &buf, sizeof(buf));
if (rc < 0)
return rc;
stop = jiffies + chip->timeout_a;
do {
if (!tpm_cr50_check_locality(chip))
return 0;
msleep(TPM_CR50_TIMEOUT_SHORT_MS);
} while (time_before(jiffies, stop));
return -ETIMEDOUT;
}
/**
* tpm_cr50_i2c_tis_status() - Read cr50 tis status.
* @chip: A TPM chip.
*
* cr50 requires all 4 bytes of status register to be read.
*
* Return:
* TPM status byte.
*/
static u8 tpm_cr50_i2c_tis_status(struct tpm_chip *chip)
{
u8 buf[4];
if (tpm_cr50_i2c_read(chip, TPM_I2C_STS(0), buf, sizeof(buf)) < 0)
return 0;
return buf[0];
}
/**
* tpm_cr50_i2c_tis_set_ready() - Set status register to ready.
* @chip: A TPM chip.
*
* cr50 requires all 4 bytes of status register to be written.
*/
static void tpm_cr50_i2c_tis_set_ready(struct tpm_chip *chip)
{
u8 buf[4] = { TPM_STS_COMMAND_READY };
tpm_cr50_i2c_write(chip, TPM_I2C_STS(0), buf, sizeof(buf));
msleep(TPM_CR50_TIMEOUT_SHORT_MS);
}
/**
* tpm_cr50_i2c_get_burst_and_status() - Get burst count and status.
* @chip: A TPM chip.
* @mask: Status mask.
* @burst: Return value for burst.
* @status: Return value for status.
*
* cr50 uses bytes 3:2 of status register for burst count and
* all 4 bytes must be read.
*
* Return:
* - 0: Success.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_i2c_get_burst_and_status(struct tpm_chip *chip, u8 mask,
size_t *burst, u32 *status)
{
unsigned long stop;
u8 buf[4];
*status = 0;
/* wait for burstcount */
stop = jiffies + chip->timeout_b;
do {
if (tpm_cr50_i2c_read(chip, TPM_I2C_STS(0), buf, sizeof(buf)) < 0) {
msleep(TPM_CR50_TIMEOUT_SHORT_MS);
continue;
}
*status = *buf;
*burst = le16_to_cpup((__le16 *)(buf + 1));
if ((*status & mask) == mask &&
*burst > 0 && *burst <= TPM_CR50_MAX_BUFSIZE - 1)
return 0;
msleep(TPM_CR50_TIMEOUT_SHORT_MS);
} while (time_before(jiffies, stop));
dev_err(&chip->dev, "Timeout reading burst and status\n");
return -ETIMEDOUT;
}
/**
* tpm_cr50_i2c_tis_recv() - TPM reception callback.
* @chip: A TPM chip.
* @buf: Reception buffer.
* @buf_len: Buffer length to read.
*
* Return:
* - >= 0: Number of read bytes.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_i2c_tis_recv(struct tpm_chip *chip, u8 *buf, size_t buf_len)
{
u8 mask = TPM_STS_VALID | TPM_STS_DATA_AVAIL;
size_t burstcnt, cur, len, expected;
u8 addr = TPM_I2C_DATA_FIFO(0);
u32 status;
int rc;
if (buf_len < TPM_HEADER_SIZE)
return -EINVAL;
rc = tpm_cr50_i2c_get_burst_and_status(chip, mask, &burstcnt, &status);
if (rc < 0)
goto out_err;
if (burstcnt > buf_len || burstcnt < TPM_HEADER_SIZE) {
dev_err(&chip->dev,
"Unexpected burstcnt: %zu (max=%zu, min=%d)\n",
burstcnt, buf_len, TPM_HEADER_SIZE);
rc = -EIO;
goto out_err;
}
/* Read first chunk of burstcnt bytes */
rc = tpm_cr50_i2c_read(chip, addr, buf, burstcnt);
if (rc < 0) {
dev_err(&chip->dev, "Read of first chunk failed\n");
goto out_err;
}
/* Determine expected data in the return buffer */
expected = be32_to_cpup((__be32 *)(buf + 2));
if (expected > buf_len) {
dev_err(&chip->dev, "Buffer too small to receive i2c data\n");
rc = -E2BIG;
goto out_err;
}
/* Now read the rest of the data */
cur = burstcnt;
while (cur < expected) {
/* Read updated burst count and check status */
rc = tpm_cr50_i2c_get_burst_and_status(chip, mask, &burstcnt, &status);
if (rc < 0)
goto out_err;
len = min_t(size_t, burstcnt, expected - cur);
rc = tpm_cr50_i2c_read(chip, addr, buf + cur, len);
if (rc < 0) {
dev_err(&chip->dev, "Read failed\n");
goto out_err;
}
cur += len;
}
/* Ensure TPM is done reading data */
rc = tpm_cr50_i2c_get_burst_and_status(chip, TPM_STS_VALID, &burstcnt, &status);
if (rc < 0)
goto out_err;
if (status & TPM_STS_DATA_AVAIL) {
dev_err(&chip->dev, "Data still available\n");
rc = -EIO;
goto out_err;
}
tpm_cr50_release_locality(chip, false);
return cur;
out_err:
/* Abort current transaction if still pending */
if (tpm_cr50_i2c_tis_status(chip) & TPM_STS_COMMAND_READY)
tpm_cr50_i2c_tis_set_ready(chip);
tpm_cr50_release_locality(chip, false);
return rc;
}
/**
* tpm_cr50_i2c_tis_send() - TPM transmission callback.
* @chip: A TPM chip.
* @buf: Buffer to send.
* @len: Buffer length.
*
* Return:
* - 0: Success.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_i2c_tis_send(struct tpm_chip *chip, u8 *buf, size_t len)
{
size_t burstcnt, limit, sent = 0;
u8 tpm_go[4] = { TPM_STS_GO };
unsigned long stop;
u32 status;
int rc;
rc = tpm_cr50_request_locality(chip);
if (rc < 0)
return rc;
/* Wait until TPM is ready for a command */
stop = jiffies + chip->timeout_b;
while (!(tpm_cr50_i2c_tis_status(chip) & TPM_STS_COMMAND_READY)) {
if (time_after(jiffies, stop)) {
rc = -ETIMEDOUT;
goto out_err;
}
tpm_cr50_i2c_tis_set_ready(chip);
}
while (len > 0) {
u8 mask = TPM_STS_VALID;
/* Wait for data if this is not the first chunk */
if (sent > 0)
mask |= TPM_STS_DATA_EXPECT;
/* Read burst count and check status */
rc = tpm_cr50_i2c_get_burst_and_status(chip, mask, &burstcnt, &status);
if (rc < 0)
goto out_err;
/*
* Use burstcnt - 1 to account for the address byte
* that is inserted by tpm_cr50_i2c_write()
*/
limit = min_t(size_t, burstcnt - 1, len);
rc = tpm_cr50_i2c_write(chip, TPM_I2C_DATA_FIFO(0), &buf[sent], limit);
if (rc < 0) {
dev_err(&chip->dev, "Write failed\n");
goto out_err;
}
sent += limit;
len -= limit;
}
/* Ensure TPM is not expecting more data */
rc = tpm_cr50_i2c_get_burst_and_status(chip, TPM_STS_VALID, &burstcnt, &status);
if (rc < 0)
goto out_err;
if (status & TPM_STS_DATA_EXPECT) {
dev_err(&chip->dev, "Data still expected\n");
rc = -EIO;
goto out_err;
}
/* Start the TPM command */
rc = tpm_cr50_i2c_write(chip, TPM_I2C_STS(0), tpm_go,
sizeof(tpm_go));
if (rc < 0) {
dev_err(&chip->dev, "Start command failed\n");
goto out_err;
}
return 0;
out_err:
/* Abort current transaction if still pending */
if (tpm_cr50_i2c_tis_status(chip) & TPM_STS_COMMAND_READY)
tpm_cr50_i2c_tis_set_ready(chip);
tpm_cr50_release_locality(chip, false);
return rc;
}
/**
* tpm_cr50_i2c_req_canceled() - Callback to notify a request cancel.
* @chip: A TPM chip.
* @status: Status given by the cancel callback.
*
* Return:
* True if command is ready, False otherwise.
*/
static bool tpm_cr50_i2c_req_canceled(struct tpm_chip *chip, u8 status)
{
return status == TPM_STS_COMMAND_READY;
}
static bool tpm_cr50_i2c_is_firmware_power_managed(struct device *dev)
{
u8 val;
int ret;
/* This flag should default true when the device property is not present */
ret = device_property_read_u8(dev, "firmware-power-managed", &val);
if (ret)
return true;
return val;
}
static const struct tpm_class_ops cr50_i2c = {
.flags = TPM_OPS_AUTO_STARTUP,
.status = &tpm_cr50_i2c_tis_status,
.recv = &tpm_cr50_i2c_tis_recv,
.send = &tpm_cr50_i2c_tis_send,
.cancel = &tpm_cr50_i2c_tis_set_ready,
.req_complete_mask = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
.req_complete_val = TPM_STS_DATA_AVAIL | TPM_STS_VALID,
.req_canceled = &tpm_cr50_i2c_req_canceled,
};
#ifdef CONFIG_ACPI
static const struct acpi_device_id cr50_i2c_acpi_id[] = {
{ "GOOG0005", 0 },
{}
};
MODULE_DEVICE_TABLE(acpi, cr50_i2c_acpi_id);
#endif
#ifdef CONFIG_OF
static const struct of_device_id of_cr50_i2c_match[] = {
{ .compatible = "google,cr50", },
{}
};
MODULE_DEVICE_TABLE(of, of_cr50_i2c_match);
#endif
/**
* tpm_cr50_i2c_probe() - Driver probe function.
* @client: I2C client information.
* @id: I2C device id.
*
* Return:
* - 0: Success.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_i2c_probe(struct i2c_client *client)
{
struct tpm_i2c_cr50_priv_data *priv;
struct device *dev = &client->dev;
struct tpm_chip *chip;
u32 vendor;
u8 buf[4];
int rc;
if (!i2c_check_functionality(client->adapter, I2C_FUNC_I2C))
return -ENODEV;
chip = tpmm_chip_alloc(dev, &cr50_i2c);
if (IS_ERR(chip))
return PTR_ERR(chip);
priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
if (!priv)
return -ENOMEM;
/* cr50 is a TPM 2.0 chip */
chip->flags |= TPM_CHIP_FLAG_TPM2;
if (tpm_cr50_i2c_is_firmware_power_managed(dev))
chip->flags |= TPM_CHIP_FLAG_FIRMWARE_POWER_MANAGED;
/* Default timeouts */
chip->timeout_a = msecs_to_jiffies(TIS_SHORT_TIMEOUT);
chip->timeout_b = msecs_to_jiffies(TIS_LONG_TIMEOUT);
chip->timeout_c = msecs_to_jiffies(TIS_SHORT_TIMEOUT);
chip->timeout_d = msecs_to_jiffies(TIS_SHORT_TIMEOUT);
dev_set_drvdata(&chip->dev, priv);
init_completion(&priv->tpm_ready);
if (client->irq > 0) {
rc = devm_request_irq(dev, client->irq, tpm_cr50_i2c_int_handler,
IRQF_TRIGGER_FALLING | IRQF_ONESHOT |
IRQF_NO_AUTOEN,
dev->driver->name, chip);
if (rc < 0) {
dev_err(dev, "Failed to probe IRQ %d\n", client->irq);
return rc;
}
priv->irq = client->irq;
} else {
dev_warn(dev, "No IRQ, will use %ums delay for TPM ready\n",
TPM_CR50_TIMEOUT_NOIRQ_MS);
}
rc = tpm_cr50_request_locality(chip);
if (rc < 0) {
dev_err(dev, "Could not request locality\n");
return rc;
}
/* Read four bytes from DID_VID register */
rc = tpm_cr50_i2c_read(chip, TPM_I2C_DID_VID(0), buf, sizeof(buf));
if (rc < 0) {
dev_err(dev, "Could not read vendor id\n");
tpm_cr50_release_locality(chip, true);
return rc;
}
vendor = le32_to_cpup((__le32 *)buf);
if (vendor != TPM_CR50_I2C_DID_VID && vendor != TPM_TI50_I2C_DID_VID) {
dev_err(dev, "Vendor ID did not match! ID was %08x\n", vendor);
tpm_cr50_release_locality(chip, true);
return -ENODEV;
}
dev_info(dev, "%s TPM 2.0 (i2c 0x%02x irq %d id 0x%x)\n",
vendor == TPM_TI50_I2C_DID_VID ? "ti50" : "cr50",
client->addr, client->irq, vendor >> 16);
return tpm_chip_register(chip);
}
/**
* tpm_cr50_i2c_remove() - Driver remove function.
* @client: I2C client information.
*
* Return:
* - 0: Success.
* - -errno: A POSIX error code.
*/
static int tpm_cr50_i2c_remove(struct i2c_client *client)
{
struct tpm_chip *chip = i2c_get_clientdata(client);
struct device *dev = &client->dev;
if (!chip) {
dev_crit(dev, "Could not get client data at remove, memory corruption ahead\n");
return 0;
}
tpm_chip_unregister(chip);
tpm_cr50_release_locality(chip, true);
return 0;
}
static SIMPLE_DEV_PM_OPS(cr50_i2c_pm, tpm_pm_suspend, tpm_pm_resume);
static struct i2c_driver cr50_i2c_driver = {
.probe_new = tpm_cr50_i2c_probe,
.remove = tpm_cr50_i2c_remove,
.driver = {
.name = "cr50_i2c",
.pm = &cr50_i2c_pm,
.acpi_match_table = ACPI_PTR(cr50_i2c_acpi_id),
.of_match_table = of_match_ptr(of_cr50_i2c_match),
},
};
module_i2c_driver(cr50_i2c_driver);
MODULE_DESCRIPTION("cr50 TPM I2C Driver");
MODULE_LICENSE("GPL");
|