summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/st/stm32mp151c-mecio1r0.dts
blob: a5ea1431c3991cf37c11d4cc063a2ebcb013298d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * Copyright (C) Protonic Holland
 * Author: David Jander <david@protonic.nl>
 */
/dts-v1/;

#include "stm32mp151.dtsi"
#include "stm32mp15xc.dtsi"
#include "stm32mp15-pinctrl.dtsi"
#include "stm32mp15xxaa-pinctrl.dtsi"
#include "stm32mp15x-mecio1-io.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>

/ {
	model = "Protonic MECIO1r0";
	compatible = "prt,mecio1r0", "st,stm32mp151";

	led {
		compatible = "gpio-leds";

		led-0 {
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_DEBUG;
			gpios = <&gpioa 13 GPIO_ACTIVE_HIGH>;
		};

		led-1 {
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_DEBUG;
			gpios = <&gpioa 14 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
		};
	};
};

&clk_hse {
	clock-frequency = <25000000>;
};

&ethernet0 {
	assigned-clocks = <&rcc ETHCK_K>, <&rcc PLL3_Q>;
	assigned-clock-parents = <&rcc PLL3_Q>;
	assigned-clock-rates = <125000000>; /* Clock PLL3 to 625Mhz in tf-a. */
	st,eth-clk-sel;
};