summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/al
diff options
context:
space:
mode:
authorHanna Hawa <hhhawa@amazon.com>2020-07-24 16:26:50 +0300
committerArnd Bergmann <arnd@arndb.de>2020-07-24 15:54:01 +0200
commit39889b8294c506d6acf17abad041632c10bbe45c (patch)
treebaacb9bb396ba875eff8b2194d85ebad7d5ec2a5 /arch/arm64/boot/dts/al
parent34d8ddb4d451a5a4c343d05811df20473701ab7d (diff)
arm64: dts: amazon: rename al folder to be amazon
As preparation to add device tree binding for Amazon's Annapurna Labs Alpine v3 support. Rename al device tree folder to be amazon. Link: https://lore.kernel.org/r/20200724132654.16549-3-hhhawa@amazon.com Signed-off-by: Hanna Hawa <hhhawa@amazon.com> Acked-by: Antoine Tenart <antoine.tenart@bootlin.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'arch/arm64/boot/dts/al')
-rw-r--r--arch/arm64/boot/dts/al/Makefile2
-rw-r--r--arch/arm64/boot/dts/al/alpine-v2-evp.dts53
-rw-r--r--arch/arm64/boot/dts/al/alpine-v2.dtsi236
3 files changed, 0 insertions, 291 deletions
diff --git a/arch/arm64/boot/dts/al/Makefile b/arch/arm64/boot/dts/al/Makefile
deleted file mode 100644
index d79822dc30cd..000000000000
--- a/arch/arm64/boot/dts/al/Makefile
+++ /dev/null
@@ -1,2 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0-only
-dtb-$(CONFIG_ARCH_ALPINE) += alpine-v2-evp.dtb
diff --git a/arch/arm64/boot/dts/al/alpine-v2-evp.dts b/arch/arm64/boot/dts/al/alpine-v2-evp.dts
deleted file mode 100644
index a079d7b3063e..000000000000
--- a/arch/arm64/boot/dts/al/alpine-v2-evp.dts
+++ /dev/null
@@ -1,53 +0,0 @@
-/*
- * Copyright 2016 Amazon.com, Inc. or its affiliates. All Rights Reserved.
- *
- * Antoine Tenart <antoine.tenart@free-electrons.com>
- *
- * This software is available to you under a choice of one of two
- * licenses. You may choose to be licensed under the terms of the GNU
- * General Public License (GPL) Version 2, available from the file
- * COPYING in the main directory of this source tree, or the
- * BSD license below:
- *
- * Redistribution and use in source and binary forms, with or
- * without modification, are permitted provided that the following
- * conditions are met:
- *
- * - Redistributions of source code must retain the above
- * copyright notice, this list of conditions and the following
- * disclaimer.
- *
- * - Redistributions in binary form must reproduce the above
- * copyright notice, this list of conditions and the following
- * disclaimer in the documentation and/or other materials
- * provided with the distribution.
- *
- * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
- * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
- * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
- * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
- * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
- * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
- * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
- * SOFTWARE.
- */
-
-#include "alpine-v2.dtsi"
-
-/ {
- model = "Annapurna Labs Alpine v2 EVP";
- compatible = "al,alpine-v2-evp", "al,alpine-v2";
-
- aliases {
- serial0 = &uart0;
- serial1 = &uart1;
- serial2 = &uart2;
- serial3 = &uart3;
- };
-
- chosen {
- stdout-path = "serial0:115200n8";
- };
-};
-
-&uart0 { status = "okay"; };
diff --git a/arch/arm64/boot/dts/al/alpine-v2.dtsi b/arch/arm64/boot/dts/al/alpine-v2.dtsi
deleted file mode 100644
index d5e7e2bb4e6c..000000000000
--- a/arch/arm64/boot/dts/al/alpine-v2.dtsi
+++ /dev/null
@@ -1,236 +0,0 @@
-/*
- * Copyright 2016 Amazon.com, Inc. or its affiliates. All Rights Reserved.
- *
- * Antoine Tenart <antoine.tenart@free-electrons.com>
- *
- * This software is available to you under a choice of one of two
- * licenses. You may choose to be licensed under the terms of the GNU
- * General Public License (GPL) Version 2, available from the file
- * COPYING in the main directory of this source tree, or the
- * BSD license below:
- *
- * Redistribution and use in source and binary forms, with or
- * without modification, are permitted provided that the following
- * conditions are met:
- *
- * - Redistributions of source code must retain the above
- * copyright notice, this list of conditions and the following
- * disclaimer.
- *
- * - Redistributions in binary form must reproduce the above
- * copyright notice, this list of conditions and the following
- * disclaimer in the documentation and/or other materials
- * provided with the distribution.
- *
- * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
- * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
- * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
- * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
- * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
- * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
- * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
- * SOFTWARE.
- */
-
-/dts-v1/;
-
-#include <dt-bindings/interrupt-controller/arm-gic.h>
-
-/ {
- model = "Annapurna Labs Alpine v2";
- compatible = "al,alpine-v2";
- #address-cells = <2>;
- #size-cells = <2>;
-
- cpus {
- #address-cells = <2>;
- #size-cells = <0>;
-
- cpu@0 {
- compatible = "arm,cortex-a57";
- device_type = "cpu";
- reg = <0x0 0x0>;
- enable-method = "psci";
- };
-
- cpu@1 {
- compatible = "arm,cortex-a57";
- device_type = "cpu";
- reg = <0x0 0x1>;
- enable-method = "psci";
- };
-
- cpu@2 {
- compatible = "arm,cortex-a57";
- device_type = "cpu";
- reg = <0x0 0x2>;
- enable-method = "psci";
- };
-
- cpu@3 {
- compatible = "arm,cortex-a57";
- device_type = "cpu";
- reg = <0x0 0x3>;
- enable-method = "psci";
- };
- };
-
- psci {
- compatible = "arm,psci-0.2", "arm,psci";
- method = "smc";
- cpu_suspend = <0x84000001>;
- cpu_off = <0x84000002>;
- cpu_on = <0x84000003>;
- };
-
- sbclk: sbclk {
- compatible = "fixed-clock";
- #clock-cells = <0>;
- clock-frequency = <1000000>;
- };
-
- soc {
- compatible = "simple-bus";
- #address-cells = <2>;
- #size-cells = <2>;
-
- interrupt-parent = <&gic>;
- ranges;
-
- timer {
- compatible = "arm,armv8-timer";
- interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
- <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
- <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
- <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
- };
-
- pmu {
- compatible = "arm,armv8-pmuv3";
- interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
- };
-
- gic: gic@f0100000 {
- compatible = "arm,gic-v3";
- reg = <0x0 0xf0200000 0x0 0x10000>, /* GIC Dist */
- <0x0 0xf0280000 0x0 0x200000>, /* GICR */
- <0x0 0xf0100000 0x0 0x2000>, /* GICC */
- <0x0 0xf0110000 0x0 0x2000>, /* GICV */
- <0x0 0xf0120000 0x0 0x2000>; /* GICH */
- interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-controller;
- #interrupt-cells = <3>;
- };
-
- pci@fbc00000 {
- compatible = "pci-host-ecam-generic";
- device_type = "pci";
- #size-cells = <2>;
- #address-cells = <3>;
- #interrupt-cells = <1>;
- reg = <0x0 0xfbc00000 0x0 0x100000>;
- interrupt-map-mask = <0xf800 0 0 7>;
- /* add legacy interrupts for SATA only */
- interrupt-map = <0x4000 0 0 1 &gic 0 53 4>,
- <0x4800 0 0 1 &gic 0 54 4>;
- /* 32 bit non prefetchable memory space */
- ranges = <0x2000000 0x0 0xfe000000 0x0 0xfe000000 0x0 0x1000000>;
- bus-range = <0x00 0x00>;
- msi-parent = <&msix>;
- };
-
- msix: msix@fbe00000 {
- compatible = "al,alpine-msix";
- reg = <0x0 0xfbe00000 0x0 0x100000>;
- interrupt-controller;
- msi-controller;
- al,msi-base-spi = <160>;
- al,msi-num-spis = <160>;
- };
-
- io-fabric {
- compatible = "simple-bus";
- #address-cells = <1>;
- #size-cells = <1>;
- ranges = <0x0 0x0 0xfc000000 0x2000000>;
-
- uart0: serial@1883000 {
- compatible = "ns16550a";
- device_type = "serial";
- reg = <0x1883000 0x1000>;
- interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
- clock-frequency = <500000000>;
- reg-shift = <2>;
- reg-io-width = <4>;
- status = "disabled";
- };
-
- uart1: serial@1884000 {
- compatible = "ns16550a";
- device_type = "serial";
- reg = <0x1884000 0x1000>;
- interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
- clock-frequency = <500000000>;
- reg-shift = <2>;
- reg-io-width = <4>;
- status = "disabled";
- };
-
- uart2: serial@1885000 {
- compatible = "ns16550a";
- device_type = "serial";
- reg = <0x1885000 0x1000>;
- interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
- clock-frequency = <500000000>;
- reg-shift = <2>;
- reg-io-width = <4>;
- status = "disabled";
- };
-
- uart3: serial@1886000 {
- compatible = "ns16550a";
- device_type = "serial";
- reg = <0x1886000 0x1000>;
- interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
- clock-frequency = <500000000>;
- reg-shift = <2>;
- reg-io-width = <4>;
- status = "disabled";
- };
-
- timer0: timer@1890000 {
- compatible = "arm,sp804", "arm,primecell";
- reg = <0x1890000 0x1000>;
- interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&sbclk>;
- };
-
- timer1: timer@1891000 {
- compatible = "arm,sp804", "arm,primecell";
- reg = <0x1891000 0x1000>;
- interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&sbclk>;
- status = "disabled";
- };
-
- timer2: timer@1892000 {
- compatible = "arm,sp804", "arm,primecell";
- reg = <0x1892000 0x1000>;
- interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&sbclk>;
- status = "disabled";
- };
-
- timer3: timer@1893000 {
- compatible = "arm,sp804", "arm,primecell";
- reg = <0x1893000 0x1000>;
- interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&sbclk>;
- status = "disabled";
- };
- };
- };
-};